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Abstract
In this work, the drain structure of a p-type thin-film tunneling FET is engineered to get better performance. An ultra-
thin SiGe along with Si is used in the drain of silicon-based TFET. Two structures are compared with conventional
TFET, one, SiGe is located on the top of Si in the drain and another one is reverse. Simulations approve these
structures can reduce sub-threshold swing, OFF-current several times and increase ON-OFF ratio. Band diagram for
conduction and valance bands are investigated and band to band tunneling (BTBT) generation rate is used to find
better performance. We find current flows at Si in the drain with the wider band gap. Ge mole fraction of SiGe is
varied and its effects on the performance of TFET is studied. The SiGe thickness for both structures is explored to
obtain the best thickness for SiGe.
Keywords: Tunneling FET(TFET), band-to-band-tunneling (TFET), Ge, SiGe, Sub-threshold swing.
1. Introduction
The past decades, conventional MOSFET has been
scaled down to obtain low-power, high-speed opera-
tions and compactness of electronics equipment. How-
ever, shrinkage of conventional MOSFET is limited by
short channel effect, variation in silicon thickness, ran-
dom dopant fluctuations and high sub-threshold swing
(S S ) [1, 2, 3]. These issues cause to drain-induced
barrier lowering, low ION/IOFF ratio, high power dissi-
pation due to IOFF increasing and especially high sub-
threshold swing [4]. Sub-threshold swing is limited to
60mV/decade for conventional MOS transistors. The
thermionic injection of electrons over the energy bar-
rier which limits the transition slope from the OFF to
the ON-state. To achieve low OFF-state current with a
low threshold voltage, the sub-threshold slope should be
smaller than 60mV/decade. however, this is not possi-
ble with the MOSFET.
High sub-threshold swing is a major concern for
MOSFET technology. To overcome this issue, vari-
ous possible devices have been explored in which tun-
nel FETs (TFETs) have attracted a huge attention [5].
TFETs are proposed for future generation low-power
devices due to their low subthreshold swing (S S ) and
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low OFF-current [6, 7]. TFET is suggested the best for
low standby power family in the 2005 ITRS [8, 9].
TFET suffers from some challenges, including low
ON current (ION) and high ambipolar conduction [10].
The low ION hinders application in high-speed and RF
applications. The low ION value in Si-TFETs is owing
to weak BTBT rate due to large and indirect band gap,
and high effective mass of the carriers [11]. The low
ION issue has been settled by various strategies such as
the use of lower band-gap materials [12], III-V TFETs
with staggered/broken bandgaps [13, 14], high-mobility
channel material in strained Ge [15], and source doping
optimizations [16]. Several gate and dielectric engineer-
ing have also been proposed like dual-metal gate TFETs
[17, 18], double-gate TFETs with a tri-material gate
[11], gate-all-around triple-metal TFETs [19], hetero-
gate dielectric TFETs [20], and dual-material gate
hetero-dielectric TFETs.
With decreasing tunneling barrier to increasing the
on-current, the smaller tunneling barrier also leads to
higher OFF-current [21, 22]. Furthermore, IOFF, as
well as S S , would be further degraded by the enhanced
trap-assisted tunneling (TAT) owing to the large density
of interface defects in HTFETs [23]. The consequent
degradation of the OFF-current in heterojunction can
also be alleviated by the double metal gate technique
[16, 18].
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Strained Si has been investigated to increase ION [24]
whereas this material is highly affected by the growth
method. For enhancing the ON-current, recently indium
arsenide (InAs) is proposed because of its low band gap
However it suffers from OFF-current [25, 26]. Ge in
the source with low band gap is another choice to im-
prove ON-current. Ge is one of the promising candi-
date materials due to the high hole and electron mobil-
ity and it also is compatible with Si technology [27]. An
epi-layer Ge on a Si substrate as the channel for TFET
can reduce S S and enhance its performance [28]. Patel,
et al [29], proposed SiGe at the top of the source re-
gion can enhance the performance of TFET. They pro-
posed the best thickness for SiGe is 40nm. Whereas,
the thickness of the thin film transistor reaches to bel-
low this value. Chunlei Wu, et al [30] split drain to two
regions, half Si and half Ge, whereas Ge region is lo-
cated under the Si region far from the gate. They decline
average sub-threshold swing with this hetero-structure
TFET. All these works used Ge or SiGe in the source of
n-type TFET to decline tunneling path in ON-state and
increase ON-current. Here, we use SiGe in the drain of
p-type TFET and explore its effects on the performance.
In this work, three structures for p-type TFET with
drain material engineering is studied. The best structure
with better performance is investigated. SiGe is used
instead of Ge and the structures are investigated for dif-
ferent mole fraction. In the end, the best SiGe thickness
is explored.
2. MODEL AND FORMALISM
The proposed structures are investigated using a de-
vice simulator as implanted in Atlas Silvaco [31]. In our
simulation, non-local band-to-band tunneling (BTBT)
model [9, 6], is used that calculates the BTBT rate at
each point. However, SRH and Auger models are used
in the simulation to account carrier recombination ef-
fects. Band gap narrowing (BGN) model is activated
for consideration the effects of high doping concentra-
tion on the reduction of the band gap. Electric field de-
pendent Lombardi (CVT)model is turned on to consider
mobility reduction in a high electric field. The simula-
tions use a very fine mesh across the tunneling region.
The proposed devices are simulated with Silvaco and
current is obtained for different states.
The electrical properties of Si1−xGex vary with Ge
mole fraction (x) and these properties should be inserted
in the simulations. Their properties change from Si
(x = 0) to Ge (x = 1). Here, the modeling of mobility
(µ) and saturation velocity (vsat) for SiGe is taken from
Ref. [40]. Material parameters for SiGe is used from
Table 1: SiGe parameters is modeled with equations using experimen-
tal reports. [32, 33, 34, 35, 36, 37, 38, 39]
Symbol Equation
µn µn(x) = exp(7.37 − 10.90x + 11.51x
2)
µp µp(x) = exp(6.35 − 5.97x + 6.97x
2)
vsat,n vsat,n(x) = 10
7/(0.98 + 2.93x − 2.39x2)
vsat,p vsat,p(x) = 10
7/(1.36 + 1.91x − 1.88x2)
Table 2: Energy band parameters for Si1−xGex [40].
x 0 (Si) 0.2 0.4 0.6 0.8 1.0 (Ge)
Eg[eV] 1.1 1.0 0.93 0.89 0.86 0.66
χ[eV] 4.05 4.01 3.94 3.83 3.86 3.95
experimental results and the amount for µ and vsat are
derived from a SiGe layer grown on a Si substrate. The
mobility and velocity saturation equations as a function
of Ge mole fraction (x) are listed in Table 1. The model
for both electron and hole are included in the Table.
Band alignment should be considered in hetero-
structure systems. Electron affinity (χ) and band gap
(Eg) determines the energy of conduction and valance
band. The location of bands in SiGe relative to Si con-
trols band alignment and behavior of the heterostruc-
ture. The electron affinity and band gap of Si1−xGex for
different x value are listed in Table. 2. The parame-
ters extracted from experimental reported and inserted
in the simulation. Band gap varies from 1.1eV for x = 0
(Si) to 0.66eV for x = 1 (Ge) and electron affinity also
changes from 4.05eV for Si to 3.95eV for Ge.
3. results and discussion
Material engineering at the drain gives a chance to
enhance the performance of a TFET. We compare three
different structures for TFET, see Fig. 1. First one
is a common TFET that all source, channel, and drain
are constructed with Silicon. The second structure, the
drain is split into two regions, up region close to top-
gate is constructed from SiGe and underneath material
from Si. The Third structure is inverse of the second
structure so that silicon is used on the top of SiGe in the
drain. Source, drain and channel lengths are considered
5nm, 5nm and 10nm, respectively. Gate oxide thickness
is considered 1nm and gate is considered poly-Si. Dop-
ing concentration for drain, gate and drain regions are
considered 2 × 1020cm−3, 1017cm−3, and 2 × 1020cm−3,
respectively. Drain-source voltage is considered as
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Figure 1: Schematic of three studied structures.
VDS = 0.1V. VGS = −0.75V and VGS = −3V are se-
lected for OFF- and ON-state, respectively.
Drain current versus gate voltage for different struc-
tures are shown in Fig. 2. Three structures are com-
pared with the main parameters- ION, IOFF, ON-OFF
ratio and sub-threshold swing (S S ). S S in the sub-
threshold regime can be defined as:
S S =
VGS ,2 − VGS ,1
log(IDS ,2) − log(IDS ,1)
(1)
This parameter indicates the current slope when the
transistor switches on. Sub-threshold swing, ION, IOFF
and ON-OFF ratio for structures are reported in Table
3. ON-current for all structures is the same and close to
each other. Structure II shows the lowest ION and con-
ventional TFET the highest. In the other hand, Structure
II shows the lowest IOFF, it is four times lower than con-
ventional TFET. Structure III also displays a low OFF-
current, two times lower than conventional TEFT. Due
to the lowest OFF-current in structure II, this structure
shows the highest ON-OFF ratio. The ON-OFF ratio
for structure II is four times larger than two other struc-
tures. The main concern for TFET is S S that small
S S can decline voltage and power supply. Structure
III reduces S S from 117mv/dec for conventional TFET
Figure 2: Drain current versus gate voltage for three structures.
LS = LD = 5nm, LCh = 10nm.
Table 3: TFET properties for three structures. The unit of S S is
mV/dec.
ION[A] IOFF [A] ION/IOFF S S
Struc. I 1.41e-6 9.05e-14 1.56e7 117
Struc. II 1.33e-6 2.49e-14 5.33e7 71
Struc. III 1.36e-6 4.16e-14 3.27e7 105
to 105mV/dec that this reduction is not much. At the
other hand, structure II decreases S S from 117mV/dec
to 71mV/decwhich means this structure can decline S S
as 50%. Structure III behaves highly close to conven-
tional TFET. These results approve the structure II can
be selected for future TFET. A FETwith this structure is
simulated to compare with the proposed structures. ION,
IOFF, ON-OFF ratio and sub-threshold swing are ob-
tained as 2.61mA, 0.127µA, 2.05×104, and 468mV/dec,
respectively. With comparing with the proposed struc-
tures, ON-current is much larger than the structures,
whereas, its OFF-current is approximately seven orders
of magnitudes larger than TFET. This causes ON-OFF
ratio declines to 2.05 × 104 that is very small for logic
works. The sub-threshold swing is more than seven
times larger than structure II. These results indicate pla-
nar FET is not applicable with 10nm channel length
where TFET (our proposed structures) can continue pla-
nar processes.
For clarifying the performance of the proposed struc-
tures, map current density distribution for all structures
are plotted in Fig. 3. The OFF-state current for the
structures is plotted in the top of the figure and ON-state
in the bottom. Germanium region is highlighted in the
figures for better following. As one can see, OFF-state
current for conventional TFET (structure I) passes in the
whole drain region. On the contrary, ON-current mainly
3
Figure 3: Current density in the structures at ON-state and OFF-state. The upper plots are for OFF-current and bottoms for ON-current. Ge regions
are highlighted in the plots.
Figure 4: Energy band diagram and BTBT rate along the channel for
OFF-current. Figures are for structure II at the middle of (a) Ge and
(b) Si regions in the drain and for structure III at the middle of (c) Si
and (d) Si.
passes on the top of the channel near to the gate. One
can expect that ION increases by using Ge on the top of
drain with higher mobility but we see from table 3 that
ON current approximately is equal for the structures.
One can observe in structure II, both OFF- and ON-
current in the drain highly pass through Si with a wider
band gap and lower mobility. We need further investi-
gation to gain a better understanding of this behavior.
In structure III, high part of OFF-current flows in Si
region near to gate and a small part in the Ge region.
Figure 5: Energy band diagram and BTBT rate along the channel for
ON-current. Figures are for structure II at the middle of (a) Ge and
(b) Si regions in the drain and for structure III at the middle of (c) Si
and (d) Si.
ON-current mainly passes through the Si region. One
can understand with comparing two structures that IOFF
highly likes to flow far from the gate and ON-current
passes in Si region. We expected that ION passes through
the Ge region with lower band gap but here ON-current
passes in Si region with a wider band gap. Although,
Ge is close to the gate and has a lower bandgap, current
highly flows in the Si region.
For understanding the behavior of OFF- and ON-
current, energy band diagrams and BTBT generation
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Figure 6: (a) ION, (b) ION, (c) ON-OFF ratio and (d) sub-threshold
swing as a function of Ge mole fraction for structures II and III.
rates (Γ) for structures II and III are plotted along the
channel at OFF-state in Fig. 4. Two paths are con-
sidered along with the device, one starts from Si in the
drain that we call ”Si-path” and another starts from Ge
and we call this one ”Ge-path”, see Fig. 1. Holes tun-
nel from drain to channel at OFF-state. In structure II,
BTBT generation rate in the drain for Ge-path is much
lower than Si-path. The lower tunneling distance con-
tributes to higher tunneling rate. At structure III, both
paths indicate BTBT generation rate in the same range,
however, BTBT generation rate is larger for Si-path.
Both regions contribute to OFF-current.
The energy band diagram and BTBT generation rate
is plotted at ON-state for two structures (structure II and
III) in Fig. 5. It is obvious for structure II that one
can’t observe any BTBT in Ge-path. Therefore, the cur-
rent totally passes through Si-path. The holes can not
directly tunnel from drain to channel due to long tun-
neling distance. Hole sees a high potential barrier from
drain to channel in Ge-path. This high potential barrier
vanishes current flow in the Ge region, however, there
is not such a barrier in Si-path. Structure III shows a
BTBT generation rate for Si-path but BTBT generation
rate in the drain is larger for Ge-path. In this structure,
the high potential barrier between the drain and channel
for Ge-path vanishes current density in the Ge region.
Holes diffuse from Si at the drain in the channel then
tunnel from channel to drain. It is obvious from Si path
in structure III that BTBT generation rate is maximum
in the channel.
Si1−xGex gives better compatibility with Si and is
used for channel material in nowadays transistor. Here,
an epi-layer SiGe is considered in the drain instead of
the Ge region. Ge mole fraction (x) is changed from
x = 0 (Si) to x = 1 (Ge) and the results are plotted in
Fig. 6. ON-current reduces for both structures with in-
creasing Ge mole fraction whereas, structure III shows
more reduction. In total ION declines a little respect
to absolute current. We observed ON-current mainly
flows through the Si region so that Ge mole fraction
doesn’t affect ON-current. In the opposite, OFF-current
decreases five times with increasing Ge mole fraction
from x = 0 to x = 1. However, structure II shows a
lower OFF-current. OFF-current for both structures is
the same at x lower than 0.4 and for structure II de-
creases for x larger than 0.4. ON-OFF ratio increases
due to the decreasing of OFF-current. The ON-OFF ra-
tio increases five and three-time for structures II and III,
respectively. S S also decreases with increasing of Ge
mole fraction. SS decreases more for structure II than
structure III. S S is 120mv/dec at x = 0 (Si) whereas for
x = 1 (Ge) decreases to 104 and 70mV/dec for struc-
tures II and III, respectively. One can observe Structure
II shows higher ON-OFF ratio and lower SS.
We observed the performance of TFET increases re-
spect to Ge mole fraction so Ge in the drain with the
best performance is selected in the following. Structure
II displays a better performance where the SiGe thick-
ness is selected half of the drain thickness. In the fol-
lowing, the effect of SiGe thickness on the performance
of TFET is investigated and the results are plotted in
Fig. 7. As one can observe, ION decreases with in-
creasing of Ge thickness. However, ION remains con-
stant for low Ge thickness and decreases for thick Ge.
In structure II, ION decreases for tGe/tD (tGe is Ge thick-
ness and tD is drain thickness) larger than 0.5 whereas
for structure III, ION approximately remains constant up
to 0.9 then suddenly decreases. As one can see from Fig
.3, ION in structure III flow near to the gate, whereas,
it passes near to substrate for structure II. When Ge
thickness increase from 0 to 0.9 in structure III, ION re-
mains constant because ON-current highly flows at the
top of the channel and increasing of SiGe in the bot-
tom of drain has not any considerable effect on the ON-
current. But increasing Ge from 0.9 to 1, material in
the top of drain changes and ION suddenly decreases.
In structure II, the situation is inverse. ON-current
passes through Si-region and increasing Ge thickness
decreases Si thickness and declines ON-current gradu-
ally. IOFF first decreases with increasing Ge thickness
then increases for high Ge thickness. Minimum IOFF
occurs at tGe/tD = 0.6 and 0.8 for structure II and III,
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Figure 7: (a) ION, (b) IOFF, ON-OFF ratio and sub-threshold swing as
a function of Ge thickness in the drain region. Ge thickness is nor-
malized to the thickness of the drain LS = LD = 5nm, LCh = 10nm,
tD = 5nm.
respectively. ON-OFF ratio is reported using ION and
IOFF. Structure II shows higher ON-OFF ratio due to
lower OFF-current. ON-OFF ratio behaves in the re-
verse of IOFF, it increases for low Ge thickness and de-
creases for high Ge thickness. ON-OFF ratio in struc-
ture II at tGe/tD = 0.7 is nine-time larger than conven-
tional TFET and in structure III at tGe/tD = 0.6 is three
times larger.
Sub-threshold swing is investigated versus Ge thick-
ness, see Fig .7(d). S S decreases for both structures
with increasing of Ge thickness whereas S S for struc-
ture II increases for tGe/tD larger than 0.8. On the other
hand, structure II shows a lower S S for the whole range
of Ge thickness. The minimum S S happens for struc-
ture II at tGe/tD = 0.8 that reaches to 60mV/dec. This
S S is obtained for the channel with LCh = 10nm, how-
ever, lower S S can be obtained for a longer channel.
The best performance can be obtained for structure II
where tGe/tD is close to 0.7. In this range IOFF and S S
are the minimum, the ON-OFF ratio is the maximum.
ION only is higher for structure III and is low in this
range of Ge thickness.
4. Conclusion
The drain material of TFET is engineered to en-
hance performance. Three structures are compared with
each other. Structure II with a SiGe layer on the top
of the Si region in the drain gives the best perfor-
mance. this structure can decrease OFF-current four
times relative to conventional TFET and increases ON-
OFF ratio nine times. This structure also decreases
sub-threshold swing from 115 for conventional TFET
to 60mV/dec. The results showed OFF-current passes
through both SiGe and Si regions, whereas, ON-current
passes through Si region with a wider band gap. The
performance of TFET increases with increasing Ge
mole fraction. In the end, the best thickness for SiGe
is 0.7 and 0.6 of drain thickness for structures II and III,
respectively.
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